SK Hynix US SDR 100to1

CXMT 4F^2: Will it disrupt the memory triopoly?

Dolphin Daily | AMZN says 'sold out' vs CoreWeave rushes to sell shares: Who picks up the AI tab?

Dolphin Daily | From Circuit Break to Rebound Overnight: Money Dumps AI hardware for Value — Dip Buy or Rotation?

SK hynix: How Long Can the AI-led Memory Supercycle Last?

$Taiwan Semiconductor(TSM.US) TSMC does not produce a single DRAM chip, yet it is becoming central to high‑performance HBM. From HBM4 onward, two critical steps — a customized base layer and co‑packaging of memory with the GPU — run through TSMC's lines.Entry 1: the base layer. It serves as the bottom‑stack 'relay station' in HBM. HBM3e and earlier used simpler 20nm flows that DRAM vendors could make in‑house; with HBM4, nodes move to 12nm and flagships to 2/3nm, forcing outsourced fab to TSMC (Samsung can self‑manufacture).The bar is higher because a doubled bus width raises PHY precision requirements, and functions like the memory controller that lived in the XPU are migrating to the base layer. As the base layer shifts from off‑the‑shelf to customer‑specific parts — e.g., NVDA's NVHBM uses a proprietary protocol claiming +30% bandwidth and −15% power — reliance on TSMC's advanced nodes deepens.Entry 2: CoWoS packaging. HBM's high bandwidth depends on co‑packaging with the XPU on a silicon interposer, primarily via TSMC's CoWoS, where CoWoS‑L is already mainstream with a >60% share.Capacity cadence matters more: DRAM wafers will not meaningfully free up until 2027 (+15%~20%), while CoWoS capacity in 2027 doubles vs. 2026 — packaging is expanding faster than DRAM bits.The bottleneck and value are shifting toward packaging and foundry. How much HBM a DRAM vendor can deliver now depends not only on its own lines, but also on how much base‑layer wafer capacity and CoWoS slots it can lock at TSMC. Take SK hynix's HBM4: it only handles die fabrication and stacking, while the base layer is co‑designed with NVDA and manufactured by TSMC, and final packaging is also completed at TSMC. If the industry moves toward 'fewer layers, more dies', it saves DRAM wafers but consumes more packaging capacity.The choke point shifts further from 'DRAM vendor expansion' to 'TSMC ramp'.

$SK Hynix(SKHY.US) Stacking over a dozen memory dies and then bonding them, SK hynix can finish the job in one shot. Samsung and Micron have to press and bond layer by layer.Its proprietary bonding process is one of SK hynix's key competitive edges.SK hynix uses MR-MUF: align all layers once, complete bonding in a single pass, then fill gaps with resin. Samsung and Micron use TC-NCF, bonding each layer through repeated heat and pressure.The toolsets are fundamentally different.Two gaps stand out. One-shot bonding reduces steps, boosting efficiency and yield, while layer-by-layer bonding means one defect can scrap the entire stack.Repeated thermal compression also warps and cracks ultra-thin wafers more easily, pushing yields even lower.This flows straight to GPM, giving SK hynix a structural edge.So why don't Samsung and Micron just copy it?First, SK hynix has locked up the process and key liquid resin materials with patents. Second, Samsung and Micron have sunk heavy capex into the TC route, making a pivot costly.So they are effectively skipping this generation and betting on next-gen 'hybrid bonding' to leapfrog.A bonding process itself is a ready-made moat. Bonding technology will be a hidden line separating winners from laggards among memory makers going forward.Samsung and Micron appear more inclined to develop next-gen hybrid bonding directly to attempt a leap. $SKHY 2X Short ETF(SKDD.US) $T-REX 2X Long SKHY Daily Target ETF(HYNX.US) $SKHY 2X Long ETF(SKHX.US)